

(11) Publication number: 2001144117 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 2000305183

(51) Intl. Cl.: H01L 21/56

(22) Application date: 04.10.00

(30) Priority:

04.10.99 US 1999 157560

(43) Date of application

publication:

25.05.01

(84) Designated contracting

states:

(71) Applicant: TEXAS INSTR INC <TI>

(72) Inventor: JOHN W OAKATTO

ANDREW STEVEN DOWA

TSUEN FWAN RIN

(74) Representative:

(54) IMPROVED MEMS WAFER-LEVEL PACKAGE

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a method for packaging micro electro-mechanical system(MEMS) which is built on a wafer on the smallest scale and under optimum conditions, by using current manufacturing technology before dividing it into individual chips.

SOLUTION: Enclosed cavities are formed by bonding a silicon cap wafer 116 provided with cavities 115, in each of which MEMS can be housed by etching and a silicon wafer 111, on which active circuits 112 are built by a thin film 114 of glass and a cavity sidewall 125. A conductor 113 is formed of a minimum length and a bonding wire is connected to a contact pad 113a through a hole 118, when the conductor is divided and ultimately incorporated in the system.

COPYRIGHT: (C)2001, JPO

